The implementation of cryptographic algorithms on reconfigurable hardware devices based on Field Programmable Gate Arrays (FPGA) devices is highly attractive. They can run faster than software implementations while preserving the physical security of hardware solutions. Meanwhile, they maintain the flexibility obtained by using those software solutions [1]. In this work, a proposed hardware implementation of RC4 algorithm on field programmable gate arrays (FPGAs) is introduced. The design was described using the hardware description language VHDL (Very high speed integrated circuit hardware description language). The design was implemented on devices from XILINX and we achieved speeds of up to 280 Mbits/s.
Nabil, M., & Rohiem, A. E. (2007). A NOVEL APPROACH FOR IMPLEMENTING RC4 STREAM CIPHER ALGORITHM. International Conference on Aerospace Sciences and Aviation Technology, 12(ASAT Conference, 29-31 May 2007), 1-12. doi: 10.21608/asat.2007.24121
MLA
Mohamed Nabil; Alaa Eldin Rohiem. "A NOVEL APPROACH FOR IMPLEMENTING RC4 STREAM CIPHER ALGORITHM". International Conference on Aerospace Sciences and Aviation Technology, 12, ASAT Conference, 29-31 May 2007, 2007, 1-12. doi: 10.21608/asat.2007.24121
HARVARD
Nabil, M., Rohiem, A. E. (2007). 'A NOVEL APPROACH FOR IMPLEMENTING RC4 STREAM CIPHER ALGORITHM', International Conference on Aerospace Sciences and Aviation Technology, 12(ASAT Conference, 29-31 May 2007), pp. 1-12. doi: 10.21608/asat.2007.24121
VANCOUVER
Nabil, M., Rohiem, A. E. A NOVEL APPROACH FOR IMPLEMENTING RC4 STREAM CIPHER ALGORITHM. International Conference on Aerospace Sciences and Aviation Technology, 2007; 12(ASAT Conference, 29-31 May 2007): 1-12. doi: 10.21608/asat.2007.24121
)
View on SCiNiTO